For the very high luminosity phase of the SLHC, about 300 tracks are expected; therefore a tracking system with a very high granularity is mandatory. As a result of the high luminosity the sensors will have to withstand an extreme radiation environment of up to 10 16 part/cm 2 . On this basis, a new geometry with silicon short strip sensors (strixels) is proposed. In order to understand the behaviour of such devices, test geometries are developed whose performance can be verified and optimized using simulation of semiconductor structures. used the TCAD-ISE (SYNOPSYS package) software in order to simulate the main electrical parameters of different strip geometries, for p-in-n type wafers. Several corresponding simulations to make these developments possible are described. 
Simulated devise parameters:
• n-type silicon bulk, constant doping 1E+12 at/cm^3
• p+ implants on t-type silicon bulk, gaussian shape with Peak of 1E+16 at/cm^3 at 0.3 μm and junction at 1μm; 
• p+ implants on t-type silicon bulk, gaussian shape with Peak of 1E+16 at/cm^3 at 0.3 μm and junction at 1μm; • FarStrixel: p+ is only under the far half of each strixel and is connected to the bias ring with a long PolySiResistor (Option A) or to the Center Bias Line (Option B). A thin metal routing connects the readout strip to the pads.
• NearStrixel: p+ is only under the near (bias) half of each strixel and is connected to the bias ring with a short PolySiResistor. The area with no p+ underneath has no metal above.
• Pitch between FarStrixel -NearStrixel: 50 μm Oxide passivation 500 nm / 1μm thick Al routing to read-out For strixel geometry projected, with high granularity, the readout electronics have to be connected to the strips by metal routing lines, which introduce an additional metal layer in the geometry. Double-metal level introduce an extra field stress in the oxide Layers, and cross-talk between electrodes For strixel geometry projected, with high granularity, the readout electronics have to be connected to the strips by metal routing lines, which introduce an additional metal layer in the geometry. Double-metal level introduce an extra field stress in the oxide Layers, and cross-talk between electrodes Electric field distribution in the oxide passivation layer Electric field distribution in silicon at p+ junction (cut along the surface)
Conclusion
For the avalanche breakdown process, the structure demonstrates a good resistivity, the metal routing lower the electric field at the Near Strips junction. In Table, can be seen the clear variation of the different components of the interstrip capacitance between neighbour strips. The influence of the opposite strip to this parameter starts to be significant when the Far Strip junction is at the same level or closer to Near Strips.
